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1.1. Problem Origin 
CHAPI'ER I 
INTRODUCTION 
The work done in this paper was motivated by a project that the 
United States Bureau of Reclamation has initiated to implement certain 
communication and control requirements. 
The Colorado River storage project, under the Bureau of 
Reclamation, has a central power operations center at Montrose, 
Colorado, to serve as a computing and dispatch center for the sur­
rounding po�er plants and substations. The requi�ement was to pro­
vide supervisory control facilities at the Montrose Center to control 
the encompassing substatior1s and power plants. Specifically, the 
project was to furnish the di spatch center at Montrose w.i.th a stored 
program, programmable maste r station, which will have the capability 
of performing control, indication , ala!9m, and data transmission to 
and from the various power plants a.nd substations. 
Thi.s paper mainly deals with the last aspec.t of this project, 
namely, data transmission to and from other points. 
The different data to be transmitted to and from the dispatch 
center include : 
1. Voltage level, de�ived froM power system potential 
transformers. 
2. Current level , derived from power system current transformers. 
J. Spillway gate position indication, derived from the rotation 
of an intermediate gate hoi st shaft whic h will drive a shaft to 
digital enc oder , furni shing a digitized input to the supervisory 
control equipment. 
4. Re servoir level, derived from a water- surfac e detector 
whic h will drive a sha�-to-di gital encoder. 
5. Governor gat e limit po sition , derived from the rotation of 
the governor gate limit mechani sm whic h  will drive a shaft-to­
digital enc oder. 
6 .  Outlet gate po s it ion indic ation, working as described above . 
7.  Tailwat sr level, derived from a float operated type gate 
which will drive a sha�-t o-digital encoder. 
8. Raise-lower command signal s to the follov..ri ng . 
a. Power plant governin g wic ket gate limit .  
b. Powe r plant generator speed changer limit. 
c. Power plant generator voltage level. 
9·. Trip-c lo se c om."Tland signa.ls to c ircuit breaker. 
10. load and frequency control system ON-OFF commands. 
It i s  e ssential that the c ommand signal s received at the 
remotely c ontrolled stations have the same form a s  when t h ey were 
transmitted. In other words , it i s  essential that the me s sage 
recej_ved at a rec eiving station should be error-free, or if it ha.s 
errors, they should be corrected before it is fed to the devic e s 
concerned. The problem , thus origi nated out of the nec e s s it y  of 
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having a digital data transmission system, that will be reliable, 
efficient, and at the same time, economically feasible • 
. 1.2. Ba.sic Coding Principle 
Communication in a very broad sense, implies the transferring 
of information, in some form, from one point to another. The source 
of information may be natural or man-made. If the information to be 
transferred is in a numerical form, the system is said to be a digital 
data communication system. 
In recent years, t he demand for efficient and reliable digital 
data tra.l'lsmission systems has greatly increased, because of the 
widespread use of automatic data pro�essors and the rising need for 
long range communication. 
One of the serious problems in any high s�ed data transmission 
system is the occurrence of errors. The errors occur during the 
transmission of signals containing useful infonnation through trans­
mission channels. The transmission channel may be a telephone line, 
high frequency radio link, .space communication link, or a magnetic 
tape unit, including writing and reading heads for storage systems� 
Although it is not possible to prevent the channel from causing 
errors, we can reduce their undesirable effect with the use of coding. 
The basic idea is simple. We take a set of k message digits which we 
wish to transmit, annex to them r check digits and transmit the entire 
block of n = k + r channel digits. Assuming that the channel noise 
.changes sufficiently few of these n transmitted channel digits, the 
r check digits may provide the receiver with ��fficient information 
to enable it to detect and correct the channel errors. 
Given any particular sequence of k message digits, the 
transmitter must have some rules for selecting the r check digits . 
This constitutes the "ENCODING PROBLEM." Any particular sequence 
of n digits which the encoder might·transmit is called a codeword. 
Although there are zn dif ferent binary sequences of length n, 
only 2k of these sequences are codewords because the r check digits 
are completely determined by the k message digits. The set 
consisting of the se 2k codewords is called a code. 
No matter which codeword is transmitted, any of the zn possible 
binary sequences of length n may be received if the channel is 
sufficiently noisy. Given the n received digits , the decoder must 
attempt to decide which of the 2
k 
possible codewords was transmitted. 
Among the simplest examples of binary codes are the repetition 
codes. Here k = 1, r is arbitrary and n = k + r = r + 1. The code 
has only two codewords, a set of n zeroes or n ones. The value of 
4 
each check diglt is identical to the value of the message digit, 1 or O .  
The decoder might use the following rule. Count the number of 
zeroes and number of ones in the received word. Let p = number of 
zeroes; q = number of ones. Then if p > q ,  the codeword had all 
zeroes ; p < q, the coneword had all ones; if p = q, do not decide. 
Thus, if r = 5, and if we want to transmit the digit 1, the codeword 
is 1 1 1 1 1 1. 
If the received word is a corrupted version of the codeword, 
say 1 1 0 1 0 1, the decoder will count the number of zeroes (p = 2 ) 
and ones (q = 4) and since p < q, the codeword had all ones. 
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It is clear that this decoding rule will decode correctly in all 
cases when the channel noise changes less than half of the digits in 
any one block. If exactly half of the digits in any one block are 
changed, decoding failure will occur. If more than half of the digits 
are changed, a decoding error will result, i.e. , the decoder will 
decode the received word into a wrong codeword. 
In some applications a decoding error is tantamount to a disaster. 
For example, it may result in an incorrect command being received by 
a circuit breaker, an ICBM or a spaceship. A decoding failure on the 
other hand may result in the command's being ignored. This may 
represent only a minor nuisance, which can be overcome simply by 
repeating the command. 
In such applications, however, one prefers a very incomplete 
decoding algorithm which intentionally refuses to decode any suf­
ficiently ambiguous received word. One example of an incomplete 
decoding algorithm follows. 
In the repetition code: let n = 5(r = 4 , k = 1 ) . The decoder will 
decode all received sequences containing 0 or 1 one into an all-zero 
codeword and all sequences containing 4 or 5 ones into all-one sequences. 
This decoding algorithm will fail to decode sequences having 2 or 3 ones. 
Although this incomplete decoding algorithm has a positive problem of de­
coding failure, it has considerably lower probability of decoding error. 
The information digits are added according to the binary rules: 
0 + 0 = 0, 0 + 1 = 1 ,  1 + 0 = 0, 1 + 1 = o. 
The binary sum of a number of binary digits is seen to be O 
or 1, accordingly as the number of ones among these digits i s  even 
or odd. It follows, then, that the total number of ones (including 
the check digit ) in every codeword of a single parity-check code i s  
even. 
If the received word contains an even number of ones, the 
decoder may decode it without a change, but if the received word 
contains an odd number of ones, the decoder should not decode it. 
This incomplete decoding rule will decode correctly only if no 
channel errors occur in the transmitted block. A single channel 
error, or for that matter, any odd number of channel errors, will 
be detected as a decoding failure. Any colllbination of two channel 
errors, or any even number of chanr1el errors (non-zero ), will cause 
a decoding error. 
These two examples, the repetition codes apd the single-parity­
check codes provide the extreme, relatively trivial, cases of binary 
codes. The repetition codes have enormous error-correction capa­
bility, but only one message digit per block, i.e., very low infor­
mation rates. The single-parity check codes have very high infor­
mation rates, but since they contain only one check digit per block, 
they are unable to do more than detect an odd number of channel 
errors. 
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In order to interpolate between these two extreme classes o f  
codes t o  find codes which have m oderate rates and moderate error 
correction capabilities, we shall consider the more general class 
of linear c odes , of which repetition codes and sing le-parity-check 
codes are special cases. 
1.3. A Typical Digital Data Comm�ication System 
A block d1.agram of a. typical digital data communication system 
is shown in Figure 1. 1. The first element of this system is the 
information source, which may be a person or a ma.chine. The out put 
of the source may be a continuou s waveform or a sequence of discrete 
symbols (or letters ). 
The source encoder transforms the source output into a sequence 
m of binary symbols. This is the information sequence. The trans­
formation should be done in such a way that: ( 1) the number of binary 
digits (bits ) per unit of time required to represent the source 
output is small; and (2) the recon �truction or identification of the 
source output from the information sequence m is possible. 
The channel is a medium over which signals containing useful 
:tnformation are transrnit ted. The channel is u sually subject to 
various types of noise disturbances, naturaJ. or man made. F'or 
example, on a telphone line, the disturbance may come from thermal 
noise, lightning, impulse noise or cross talk from other lines. As 
pointed out earlier, the channel encoder, according to some rules, 
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Source . �out-ce Binary_ Channel Binary _ Mo du-- ere oder data encoder code · lat or 
r 
Noise � Channel -
1� 
User . Source - Channel . Demodu--
decoder decoder� la tor 
Figure 1.1 
Data conununication system 
co 
transforms the input information sequence m into some longer binary 
sequence c which is called the codeword. 
The binary digits are not suitable for transmission over the 
physical channel. The function of the modulator is to er1code each 
output digit of the channel encoder into one of two physical wave-
forms of duration T seconds. For example, a "1" may be encoded into 
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a positive pulse of duration T seconds and "0" encoded into a negative 
pulse (or a blank). The output signal of the modulator enters the 
channel and is disturbed by noise. The demodulator makes a decision 
for each received signal of duration T, to determine whether a "1" or 
a "0" was transmitted. Thus, the output of the demodulator is a 
sequence r of binary digits. This is_ the received sequence. Due to 
the channel noise disturbance the received sequence might not match 
the codeword c. The places where they differ are called transmission 
errors. 
The channel decoder should be designed such that its output 
codewords have the capability of combating the transmission errors. 
The channel decoder, based on the received sequence r, the rules of 
channel encoding, and the channel characteristics, does the 
following: (1) it attempts to correct the transmissl.on errors in r, 
and produces a.n estimate c * of the actual transmitted codeword, c; 
* * (2) it transforms c into an information sequence m which is an 
e�timate of the transmitted information sequence m. The source 
* 
decoder, based on the rules of source encoding, transforms m into 
an estimate s
* 
of the actual source output s a.�d delivers it to 
* * 
the user . If the channel i s  quiet , c ,* m and s are 
reproductions of c ,  m and s re spectively. If the channel is very 
noisy, s
* 
might be quite different from the actual source output. 
A major communication engineering problem is to ·de sign the 
channel encoder-decoder pair such that: 
1. Binary data can be transmitted over the noisy channel as 
fast as possible; and 
2. Reliable reproduction of  the information sequence m can be 
obtained at the output of the channel decoder . 
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The design of the channel encoder-decoder pair is  primarily based 
on the channel characteri stics . For most practical purpose s , a 
transmi ssion channel called Binary Symmetric Channel (BSC) has been 
* 
widely used . Here , we as sume that 
where 
and 
q0 = probability of receiving the same symbol as the transmitted 
one 
p = probability of receiving the opposite symbol .  0 
The transmission errors induced on the BSC are random errors . In 
general, random errors are one, in which all the transmitted symbols 
are affected independently by noise , i . e . , they have equal 
probability of being changed.  
* 
See Reference 3, Page 6. 
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In some cases, unlike BSC, several adjacent symbols are affected 
at the same time. These are burst errors and there are various 
codes to correct burst errors. 
Sometimes the bursts come in bursts. A channel may be 
error-free for a long time and then very bad for a short while, but 
long enough to make error correction difficult. For such a channel, 
only limited improvement can be attainad with error correction alone; 
and some combination of error correction with error detection and 
request for repeat is required. 
In this paper, only random errors are taken into account and 
it is assumed that a request for a repetition of the message is not 
possible. 
In a nutshell, the research work done in the paper to follow 
centers around designing an electronic device that would perform 
the following functions. 
1. Process a message as read from.the Master Station to detect 
presence of errors, if any. 
2. If an erroneous message is detected, try to correct it. 
The device is generally known as BCH decoder na.rr�d a�er 
Bose-Chaudhuri-Hoquenghem, who invented the BCH cyclic codes 
:for this purpose. 
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CHAPTER II 
TYPF,5 OF CODES 
In a digital data communication system, various codes with 
varying efficiency and transmission rates have been devised. In 
fact, it is possible to have an infinite number of error-correcting 
or error-detecting codes. This is because of the fact that to any 
particular message b lock can be attached a set of parity check dtgit s 
(in a systematic way) in almost infinite ways, each one resulting in 
a unique type of code. However, for classification purposes all 
codes have been principally divided into two classes: Block codes 
and Convolutional codes. It should be pointed out here that in the 
material to follow, all plus signs (+) indicate the addition of 
binary symbols in Galois Field GF(2 ) . For details see Appendix A .  
2.1. Bicek Codes and Convolutional Codes 
In biock codes, 1 the block of n code digits generated by the 
encoder in any particular time unit depends only on the block of k 
input message digits within that time unit. 
In convolutional codes,1 the block of n code digits generated 
by the encoder in any particular time unit depends not only on the 
block of k message digits within that time unit, but also on the 
blocks of message digits within a previous span of (n - 1) time 
units (N > 1). 
This paper addr�sses block codes in general and linear �lock 
codes in particular, a detailed treatment of which is given below. 
2 . 2  Definitions - Coding Theory Terms 
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Block Code: When a sequence of binary information digits is 
divided into blocks of length k, we have 2k possible message blocks. 
Corresponding to these 2k possible message digits there will be 2k 
possible codewords of length n (n > k), at the output of the encoder. 
This set of 2
k 
codewords forms a block code. 
Linear block code: A set of 2k n-tuples (or codewords of n 
digits ) j_s called a linear block code, if it is a subspace of the 
vector space Vn of all n-tuples. As an example, consider an encoder 
that segments message blocks of two digits into encoded codewords of 
three digits. 
Message 
0 0 
0 1 
1 0 
1 1 
Codeword 
0 0 1 
0 1 0 
1 0 0 
1 1 1 
Here k = 2. There are 2k = 4 possible messages, and henc e 4 possible 
codewords of length 3 digits . Each codeword is distinct. Also, the 
set of codewords forms a subspace of the vector space of all 3-tuples. 
Therefore, they form a linear code. 
269627 
SOUTH DAKOTA STATE UNi\/ER ITY LlBRAR<' 
14 
Generator Matrix 
k 
A linear block code of 2 c ode vectors can also be described by 
a set of k bina ry independent code vectors arranged as the rows of a 
k x n matrix. Alternately, we can de scribe th i s  matrix a s  
where 
i.e., 
identity matrix 
P = k x (n - k) matrix 
1 0 0 • • • •  0 
0 1 0 0 
G: 
• 
0 0 0 • • • •  1 
p 1,n-k 
p 
2,n-k 
pk2 • • • •  
p 
k,n-k 
(2.1) 
where p .. = 0 or 1 are determined acco1•ding to the type of parity 1J 
checks u sed. This i s  called the genera tor natrix of a given linear 
block code. The rows of Q generate a linear code and hence G 
completely specifies a linear code. 
Example 2.1: Consider an encoder which segments the in.formation 
into mes sage blocks o.f 3 digits and transforms 6ach block into a 
code vector of 6 digits a s  follows. 
Me s sage Codeword 
a a a a a2 a a4 a5 a6 1 2 3 1 3 
0 0 0 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 1 
0 1 0 0 1 0 0 1 1 
where 
a
4 
= at 
a5 = a1 
a =a 6 2 
Message Codeword 
O· 1 1 0 1 1 1 1 0 
1 0 0 1 0 0 1 1 0 
1 0 1 1 0 1 0 1 1 
1 1 0 1 1 0 1 0 1 
1 1 1 1 1 1 0 0 0 
+ a
3 
+ a
2 
+ a 
3 
From the above, it is possible to find a set of k linearly 
indeJ:endent vectors, such that the linear combinations of the k 
k vectors give all the 2 code vectors. Since these linearly inde-
pendent vectors form a generator matrix of a code, the generator 
matrix in this case is 
1 0 0 1 1 0 
Q = 0 1 0 0 1 1 
0 0 1 1 0 1 
Parity Check Matrix 
For each k x n na.trix Q_, there exists a (k - n) x n matrix !!• 
such that the row space of Q is orthogonal tog; i.e., the inner 
product of a vector in the row space of Q and a row of H is zero. 
This matrix Ji is called the parity check matrix of the linear 
block code. It can be described as 
15 
16 
T H = p I 
- n-k 
where PT . 15 the transpose of matrix p 
p11 
p21 pk1 1 0 0 . . .. 0 
P22 0 1 0 . . . . 0 
i. e., H = :i2 
p
k2 
(2.2) 
P1 k p2 • • • •  pk k ,n- , n-k ,n-
Systematic Code 
0 0 0 • • • • 1 
A systematic code is one in which each codeword h as the fi rst k 
di.gits as the message bi ts and the l ast (n - k) digits as the pari ty 
check digits. Any code can be put into a systematic form; for 
details see the text by Sh u Lin.1 
2.). Syndrome and Its Applicati on 
Consider a linear (n, k) code with generator natrix Q and 
parity check matrix !!· Let u be a code vect or transmitted over 
a noisy channel. At the receiving end, we might have a corrupted 
vector !• �hich is a vector sum of the original code vector u and an 
error vector �· i.e. 
r = u. + e 
The receiver does not know u and e. The purpose of the decoder is 
to recover u from r. The syndrome of a rece ived vector is given by 
the (n - k) component vector 
T S c: r H 
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where !!Tis the transpose of the parity check matrix g. The syndrome 
is zero if r is a code vector and is not zero if r i s  corrupted and 
is not a code vector. The syndrome is used to detect and correct  
channel errors, as  will be clear from the following example. 
Exainple 2.2: The generator matrix Q of a (6 , 3 ) code i s  given by 
G = 
1 0 0 1 1 0 
0 1 0 0 1 1 
0 0 1 1 0 1 
= I p 
-k 
The parity chec k matrix is 
H = PT I - - - n-k = 
1 0 1 1 0 0 
1 1 0 0 1 0 
0 1 1 0 0 1 
Now, if the message is m = 1 1 1, then from Example 2.1, the 
corresponding c ode vector is 1 1 1 0 0 0 and the syndrome i s  
T 
S = r H 
= (1 1 1 0 0 0) 
1 1 0 
0 1 1 
1 0 1 
1 0 0 
0 1 0 
0 0 1 
= (1 1 0 + 0 1 1 + 1 0 1) 
s = 0 0 0 
This indic ates that the received vector has no error and is a 
code vector of the (6 ,  3) code. 
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'On the other hand, suppose the received vactor is (1 1 1 1 O O), then 
s = (1 1 1 1 0 0) 
1 1 0 
0 1 1 
1 0 1 
1 0 0 
0 1 0 Loo 1 
• = l. 0 0 
This indicates that there is an error in the rec eived codeword. 
There are several ways to c orrect this error, one of which is to 
use a standard array of the code under question. Shu Lin1 and 
Peterson3 have given a simplifi ed approach to standard arrays. 
2.4. Weight and Di stance of a Codeword 
The Hamming weight of an n- ·tuple is defined as the number of 
non-zero components in it. For example, if a codeword is 1 1 1 0 O O, 
the Hamming weight w(v) = 3. The Hamming distance between two code 
vectors u and v is defined as the number of components in which they 
di ff er. . Thus if 
u = 1 1 1 0 0 0 
v = 1 0 1 0 1 0 
Then the Hamming distance is given by 
'Note that the Hamming d i stance between;: and� is just equal to the 
weight of their vector sum, � + !• i.e. 
d(u,v) = w(u + ·v) - - . - ·--' 
.. 
The 11'1inimum distance between any pair of codewords of a linear 
code is the minimum distance of the code, dm.in· Alternately, the 
minimtt.'11 distance of a linear code is equal. to the minimum weight 
of its non-zero code vectors. The concept of minimum distance of 
a code is very important since it determines the error-correcting 
capability of a code. 
2.5 Error-Correcti ng and Error Detecting Capability of a 
Binary Code 
If a code with minimu.'11 distance, d . , such that 2t + 2 � min 
dmin � 2t + 1, is used for random error correction, the decoder 
will correct all codewords with t or fewer errors, which may occur 
during the transition. 
In general, the error correcting capability of a linear code 
w-lth minimum distance dmin is given by 
t = (d . - 1)/2 min 
where (d . - 1)/2 denotes the largest integer no greater than min 
19 
(dmin - 1)/2. A code of erro� correcting capability 1t' is generally 
.called a t-error-correcting code. The error correcting capability 
defined above is with respect to random errors • . 
Random-Error Detection Capability 
If a code with a. minimum distance d . is used for straight 
nun 
error detection, the decoder can detect all error-patterns of 
(dmin - 1)  or fewer errors. If a code is used for simultaneous 
correction of all combinations of t or fewer errors and detection 
of all combinations of 1 � t errors, then the code is required to 
have a minimum distance (t + 1 + 1). Thus, for a given n and k, 
we would like to design an (n, k ) code with minimum distance as 
large as possible ( for random error correction ) . There is no 
systematic approach known so far to accomplish this. 
2.6 Cyclic Codes 
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Cyclic code s are a subclass of linear block codes . The advantages 
of cyclic code s are: 
1. Easy encoding and syndrome calculations using shi� registers 
with feedback. 
2. It is possible to find various simple and efficient decoding 
methods because of their inherent algebraic structure. 
The theorems and definitions that follow contribute to a better 
understanding of the properties of cyclic codes . No attempt has been 
ma.de to give proofs of the theorem. Those interested in details may 
refer to various books on this topic, e specially those by Shu Lin1 
and Peterson.3 
Theorem 11 
An (n, k) linear code is called a cyclic code if by shifting a 
code vector one place to the right, the re suJ.ting block is also a 
code vector . Thus, for a (7, 4) cyclic code, if 
v � 0011010 is a code vector 
then v1= 0001 101 obtained by shi£ting one place to the r ight is 
also a code vector. 
Because of their algebraic structure, the components of a 
code vector can be treated as coefficients of a polynomial. If 
.Y. = (v0, v1, v2 • • • •  , vn _1 ) is a codeword then, the 
polynomial is given by 
V( ) 2 n-1 x = v0 + v1x + v2x + • • • • + vn_1x
-
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The terms, code vector and code polynomial, are used interchangeably 
in this paper. 
Theorem 2
1 
In an (n, k) cyclic code, there exists one and only one 
polynomial g(x) of degree (n - k), given by 
n-k-1 n-k + g x + x 
n-k-1 
Every code polynomia l V(x) is a multiple of g(x), and every poly­
nomial of degree (n - 1) or less which is a multiple of g(x) may 
be a code polynomial. 
It follows from Theorem 2, that every code polynomial V(x) 
in an (n, k) cyclic code can be expressed in the following form. 
V(x) = m (x) g(x) 
2 k-1 
= (m
0 
+mix+ �x + • • • • + �-i x ) g(x) 
If the coaffi.cient of m(x) are the k information digits to be 
encoded, then V(x) would be the corresponding code polynomial. Then 
the encoding of imssage m(x) is equivalent to muJ.tiplying the message 
M(x) by g(x). 
The polynomial g(x) i s  the generator polynomial of the cyclic 
code and has degree (n - k) = number of parity check di git s.  An 
(n,  k) cyclic c ode c an be c ompletely s pecified by the generator 
polynomial g (x) . 
Theorem 31 
The generator polynomial g(x) of an (n ,  k) cyclic c ode i s  a 
factor of (xn + 1) , i . e . , 
(xn + 1 ) = g{x) h (x )  
Theorem 4 1  
If g (x) is  a polynomial of de gree (n - k) and is  a factor o f  
(xn + 1 ) , then g (x) gene rate s a cyclic c ode . 
Example 2. J: Consider a ( 7 , 4) linear block code. If it i s 
a cyclic c ode , it should be possible to factorize (x7 + 1 ) .  
(x7 + 1 )  = ( 1  + x + x3 )  (1 + x + x2- + x4) 
To select g{x) , we see the factor with de gree (n  - k) .  
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( 1  + x + x3)  has degree (n - k) and i s  a factor o f  ( x7 + 1 ) .  
Therefore , g(x) = 1 + x + x3 is the generator polynomial o f  a ( 7 , 4) 
cyclic code .  
k 4 For thi s ( ? ,  4) cyclic code there would be 2 = 2 = 16 pos sible 
message blocks , and hence 2k pos sible code polynomials . Let the 
message block be 
?!1 = 0001. 
Then 0 1 
2 3 · 3 3 m(x) = O . x  = O . x + O . x  + O . x  + 1.x = x 
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To find the enc oded codeword in systematic form , multiply m (x) 
b n-
k d d y x an i vide the product by g(x) . 
x
3
m(x ) = x3 • x
3 
= x6 
x3 + x + 1 
6 x 
6 4 3 x + x + x 
x
4 
+ x
3 
4 2 x + x + x 
x
3 
+ x2 + x 
x
3 
+ x + 1 
x
2 
+ 1 
Remainder r (x) = x
2 
+ 1 .  
The code polynomial in systematic form i s  then 
i . e . ,  
V (x) = r (x)  + xn-�(x) 
V (x )  = x
2 
+ 1 + x6 
v = 1 0 1 0 0 0 1 
Syndrome Calculation 
As said earlier , the function of the decoder is to recover the 
transmitted codeword from the knowledge of received code vector. 
The decoder first tests whether or not the received vector is  
a code vector by c alculating the syndrome . If  the syndrome i s  zero , 
the received vector is a code vector . To calculate the syndrome . the 
received vector r (x )  i s  divided by g (x) and the remainder gives the 
syndrome , i . e . , r(x) = p ( x) g(x) + s (x) . For a received vector to 
be a code vector, s (x) = O .  
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The structure and prope rtie s of cyclic codes ware emphasi zed in 
thi s c hapte r .  In the next chapter we will make use o f  some o f  t he se 
propertie s of cyc lfo c ode s tc de fine BCH cyclic code s and elaborate 
on their properties .  
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CHAPI'ER III 
BCH CYCLIC CODES 
In 1 959 Hocquenghem , A.  and in 1960 Bose and Chaudhuri , working 
independently , disc overed a cyclic code that i s  by far the most 
extensive and powerful code for random error c orrection. Tha code 
is named af'ter the se three men and called the BCH cyclic code . 
The c ode was fi rst developed for binary digits and for c orrecting 
two random errors . It has since been generalized to �ombat any t 
random errors in a channel. 
This chapter is primarily devoted to desc ribing the propertie s 
of binary BCH cyclic c ode s and their decoding a.lgo:rithms . 
) .1. De finiti on o f  BCH Code 
For any po sitive inte gers m and t (t < 2m - 1 )  there exi st s a 
BCH code such that 
n = bloc k length = 2m - 1 
(n - k ) = number of check di git s � mt 
d = minimum di stance � 2t + 1.  
min 
Since d
min 
gives the error correcting capability of a BCH c ode , 
this code can correct any c ombination of t or fe"""S r  random errors .  
For example : 
let m = ) , t = 1 , 
then, n = zm 1 = 23 - 1 = 7 
(n-k ) -' mt = 3 
k = ? - 3 = 4  
d > 2t + 1 = 3 
Thus , a ( 7 ,  4) BCH cyclic code can correct a single error (t = 1 ) .  
The eY..ample above helps clarify the BCH code structure . It 
should , however ,  be pointed out that determination of the :rarity 
check digits ( n  - k )  i s not very straightforward. This will be 
explained in Section 3 . 2  that follows . 
3 . 2 .  Generator Polynomial 
As di scus sed in Appendix A ,  a primitive element of GF(2m) i s  
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one whose powers generate all the non-zero element s  of GF(2m) .  It is  
shown that a is  a primitive element of GF(2m) .  It can be shown that 
2 4 a , a are also  primitive element s of GF(2m) .  This  i s  done with the 
4 
irreducible polynomial x + x + 1 = O .  
Let a be a primitive element * o f  GF(2m) and let mi (x) be the 
minimum ·polynomial of ai ( for i = 1 ,  3 ,  5, • • • •  , 2t - 1). To find 
� (x) , use the method de scribed in Appendix A .  The generator poly­
nomial of a t-error c orrectin g BCH cyclic code i s  gh·en by g (x) = LCM 
( m1 (x) , m3
(x) ,  • • • •  , m2t_1 (x) ) . Since the de gree of e ach mi (x) is m or 
les s , the de gree of g (x) � mt . i . e . , (n - k) � degree o f  g (x) . 
For small t ,  (n  - k )  = mt . 
Standard tables are available which give the paramete rs n and k 
for different t '  s .  Tables are also available for the generator 
polynomials for different value s  of t .  The se are shown in Appendix B • 
• 
Primitive elerr£nt and other GF algeb�a is  explained in Appendix A .  
As t inc rease s ,  the number of information bits decrease s , or 
alternately, the transmis sion rate goe s do'Wn (R  = k/n )  with an 
increase in t ,  for a fixed block length . Thi s i s  apparent fro:?n 
the set of " urve s  shown in Fi gure 3 . 1. 
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The following example illustrates how to compute the generator 
polynomial of a BCH code . Let a be a primitive element of GF(24 )  
(m  = 4) ; let m1 (x) , m3 (x) and m5 (x) up to m2t-i (x) be the minimum 
polynomials of a , a
3 
and a5 re spectively, fo r t = 3 .  Then , 
m1 (x) = 1 + x + x 4 ( refer to  Appendix A ) .  
Similarly, 
�(x) = 1 + x + x2 + ;J + x4 
m5 (x) = 1 + x + -x?- .  
The generator polynomial g (x) o f  this  3-error c orrecting c ode i s  
given by 
g (x) = LCM (m1 (x) , m3 (x) , m5 (x) ) 
g (x) = LCM ( ( 1 + x + x4) , ( 1  + x + x2 + x3 + x4) , ( 1 + x + x2 ) )  
Since m1 (x) , � (x )  and m ( x )  are irreducible , ) 5 
4 2 g (x) = ( 1. + x + x4) ( 1 + x + x?- + x3 + x ) ( 1 + x + x ) 
Simplifying,  
g(x ) = x10 + x8 + x5 + x4 + x2 + x + 1. 
The degree of  g(x) gives (n - k)  and hence the number o f  parity 
check digits (n _ k) = 10 . Therefore , n = 15 , k = 5 and thi s  3-error 
correcti ng c ode is a ( 1 5 , 5 ) BCH cyclic code . 
As a chec k ,  we find that (n - k )  = 10 � mt = 12 and 
g = 1 1 1 0 1 1 0 0 1 0 1 0 0 0 0 
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Error-c orrec t in g  c a pabi lity o f. BCH code s . 
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The wei ght of thi s c ode vector i s  7.  Therefore ,  dmin = 2t + 1 = 7 .  
To ve ri fy that the ( 15 ,  5 )  c ode de sc ribed above i s  a cyclic c ode , we 
n divide (x + 1)  by g ( x ) . If it i s  divi sible , then thi s  ( 1 5 , 5 ) c ode 
is a BCH c yc lic code . 
3.  3 .  Cyclic Dec odin g Procedure 
The dec odi ng proc edure for a BCH binary cyclic c ode c o n si st s  
of three main steps : 
1 .  Compute the syndrome S = (s1 , s2 , s3 • • • • s2t ) from the 
rec eived vector . 
2.  Find the e rror locati on polynomial G'" (x )  from the syndrome 
� = ( s 1 • s 2 ' • • • • • s 2t ) • 
3 .  Determine the error loc at ion numbers by finding the ro ot s  
o f  the error loc ation polynomial 0-(x) .  
The se are de sc ribed in detail in the following s ection. 
Syndrome Calculation : F'or dec oding a BCH c ode , the syndrome to 
be computed ha s  2t c omponent s and i s  defi ne d  as 
+ • • •
• + 
where 
i = 1, 2 ,  • • • •  2t . 
( i ) n-1 r 1 a n-
Now , i f  V ( x )  i s  the transmitted code vector and r (x )  i s  the rec eived 
c ode vector , then 
e (x ) = r (x ) + v (x )  
where e ( x )  i s  the e rror c ode vecto r .  I t  follows then that 
�i = y(ai ) + �( ai )  
But . a1 ( for i = 1 , 2 ,  • • • •  , 2t )  i s  the root of the c ode polynomial 
V (x) . The re fore , 
S = e ( ai ) -i -
If e (x )  i s  assumed t o  be an e rror pattern with v errors ,  
e (x) = xji + xj2 + x� 
j . j2 j,, s1 = a 1  + a + • • • •  + a 
( j1 )2 ( j )2 ( j ) 2 s2 = a  + a  2 + • • • •  + a  v 
( . )2t + a  Jv 
jv 
• • • • , a ) have been found , the n the power s o f  
( j1 , j2 , • • • •  , jv ) will give u s  t he 2t syndrome c omponents and the 
error loc ations in e (x) . 
The following procedure is an important and e ffec tive way of 
finding ajl from s . .  1 
jl Let B1 = a for 1 � 1 � v whe re B1 i s  the 
e rror locati on number • Then we have 
. . . . 
. . . . 
• 
• 
2t 2t 2t 2t s2t = ( B ) + ( B  ) + ( B  ) + • • • • ( B )  1 2 3 v 
The se 2t c ompone nt s are symmetric funct ions
1 
in B1 , B2 , • • • •  , Bv 
and are c alled powe r �um symmetric funct ions . 
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i . e .  
where 
We de fi ne the e rror loc ation numbe rs B. such that 1 
<J(x) = ( 1  + B1x )  ( 1 + B2x )  
0- (x )  = <To + o-1x + CJ x
2 
+ 2 
O-o =-= 1 
cf 1 = B 1 + B 2 + • • • • + Bv 
. . . . 
. . . . 
( 1  + B x )  v 
+ er �v 
0-2 = B 1 B2 + B2B3 + • • • • + Bv- 1 Bv 
• 
• • • . B v 
a-1 (i = 1 , 2 , • • • • , v )  are called elementary symme tric functions . 1 
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B-1  B-1 -1 ( ) 1 , , • • • •  B are root s of � x , the error location polynomial 2 v 
and are invers e s  of the e rror loc ation numbe rs . 
As c an be seen , the c oe ffic ients of ()(x) are rel ated t o  the 
syndrome c omponent s S , S , • • • •  , S , and it is the re fore po s sible 
1 2 2t 
to find the e rror loc ati on polynomial CJ(x) from Si . Onc e O-(x) i s  
found it i s  st rai ght forward t o  find the error loc ati on numbers (J\ 
= at1 )  and thus obt ain the error pattern e (x ) . 
3 .  4. Hardlt.'<3.re Implement at ion 
The method de sc ri bed earlie r  shows us that it is po s sible to 
c ompute 0-(x )  from Si , but doe s not indicate how to implement the 
c omputation . In a dec ode r  de si gn , thi s seems to be the mos t  di fficult 
step to implement . 
Several pape rs have been pre sented to implement a circuit that 
would find Cf(x) from S
i
. Among these , the following were most 
useful . 
1 .  An alternative algorithm by Berlekamp. 
2 
2 .  Peterson ' s
) 
decoding procedure . 
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The first method has applicati on for large t ,  i . e . , (t � 4) .  These 
methods have been de scribed at great length by both these men in 
their books .
2 • 3 Howeve r ,  when t is small (t � 3 ) ,  it is easier to 
adopt a direct dec oding procedure using simple combinati onal logic .
4 
A direct decoding procedure
4 
with neces sary theory i s  presented 
below. It might be pointed out , again , that the direct decoding 
method bec ome s very cumbersome for t � 4.  
4 
Direct Decod ing Procedure 
As pointed out earlier , it is necessary to compute C)(x ) from 
Si before the final error-correction step can be carried out . The 
direct method of decoding eliminates thi s step and as will be clear 
from the presentat ion below, it i s  much easier �o implement for 
small t .  
When applying the cyclic decoding procedure , it i s  only 
nece ssary to detect whether a 1 i s  a root of the error location 
polynomial () (x) . In other words ,  suppose the decoder is  to  test the 
n-1 . 
r 
1 digit . To do th
is ,  it tests whether a is an error location 
n-
number , which is equivalent to te sting whether a i s  a root of CT (x ) . 
If a is a root , we have 
2 
0-0 + er 1 a + () 2a 
+ • • • •  
v + () a = 0 v 
But CJ = 1 .  
0 
Hence ,  
i . e .  v 
2. 
k = 1 
. . . . 
k 
() a = 1 
k 
v + 0- a = 1 • v 
To decode the r 1 di git , the decoder  therefore , forms 
n-2 v 2 v a-1a , a-2a , • • • •  0-va • If the sum a-1a + cr2a + • • • •  + a;_a = 1 ,  
th n-i i 1 b en a s an error . oc ation num er and r 
1 
i s  an erroneous di git ; n-
otherwi se r 1 i s  a c orrect di git. n-
N ow , the elementary symmetric functions 0-k are related to the 
power sum synnnetric func ti ons S by Newton ' s  Identitie s : iO 
i 
51 - "1 = 0 
52 - 5 a-. + 2 0- = 0 1 1 2 
S-:i - S o-
1 + s 
CT - J 0- = 0 � 2 1 2 J 
JJ 
The first t odd power sum syirJnetric functions ;  S .  ( i  = 1 , • • • •  , t ) ,  1 
can be computed from the received word. The first t even ones can be 
2 2 2 
found from the fact that in mod 2 algebra , (a  + b )  = a + b , and 
S21 = s2 Thus i .  
In the above identitie s ,  a- , O*' ,  
• •
• •  c;- are unknowns a.nd 
1 2 v 
ct = 0 for k > t + 1 .  This set of t linear equati ons can be s olved 
k 
and the unknol\'l'l 0- ' s  c an be l>.Titten as functions of' ths known 
k 
quantitie s , S .  ' s .  1 
The above theory has been pre sented by Peterson and the theorem 
which implie s  thi s is as follows .3 
Theorem : 
The t x t matrix 
A = 
1 0 0 0 
s s 1 0 2 1 
54 s 
5
2 
s 
3 1 
s s s s 
2t-2 2t -3 2t -4 2t-5 
. . . . 0 
. . . . 0 
. . . .  0 
• • • • 
s 
1 t-
is non-singuilar i f  power-sum symmetric functions Si are power sums 
of t or t � 1 distinct field elements , and is singular if the Si 
are 
power sums of fewer than t - 1 distinct field element s .  
In other words , A f:. 0 i f  S .  are power sums of t or t - 1 1 
distinct roots , and A = 0 if Si are power sums of t - 2 or fewer 
distinct root s. For proo f, refer to Reference 6. 
In matrix notati on , this process can be carried out as follows . 
A O"  = B ( for binary case ) 
where 
and 
A = 
11 
s 
2 
s4 
• 
s 
2t -2 
s 
1 
s3 
s 
B = 5 
s 
2t - 1  
0 
s
1 
s
3 
82t -3 
0 0 
1 0 
s2 s 1 
s s 2t -4 2t - 5  
. . . . 0 
. . . .  0 
. . . . 0 
. • . .  s 1 t -
If  the det e rminant I A  I ! 0, i . e . , i f  the S .  are power sums of 1 
t ,  or t - 1 di stinct root s , then 
CT 
k 
= 1 
f A f  
t 
i = 1 
s2 . i A . k k = 1 , 2 , . .. . .  , t 1 - 1 ,  
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where A
i , k 
(k = 1 , 2 ,  • • • • , t )  are c o- factors of the determinant I A  I ,  
Now, if 1 i s  a root of the polynomial O-(x), then 
t 
2: () = 1 . 
k = 1 k 
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It follows , therefore , that 
t 1 t 
� 
-
� 
s A = 1 
I A I 2i-1 i , k  
k = 1 i = 1 
Since A is independent of k ,  
I t · t 
2 2 
� A . k- r A 1 = o. .... 2i- 1  :i. , 
k = 1 i = 1 
Since � are worki ng in a field of characteristic t wo ,  the equation 
above is equivalent to set ting the determinant 6. = zero , where 
1 
6 = 
i . e .  = 1 
= 
B 
1 
1 
1 • • • •  1 
A 
1 
0 
1 
SJ 
s 
2t-3 
= o. 
• • • •  1 
• • • •  0 
• • • •  0 
• • • •  0 
. . . .  s 
t-1 
When J A I = 0, the last two equations in Newton ' s  identities are 
deleted and we are left with (t - 2 ) equations and (t - 2 ) unknowns. 
The above method is illustrated in the next chapter which deals 
with implementation of a ( 1 5 , 7 ) ,  2-error correcting BCH cyclic code. 
CHAPI'ER IV 
THE CYCLIC CODE ENCODER 
Thi s chapter addre sse s  the de si gn of a cyclic code enc oder in 
general , and a ( 1 5 , 7) BCH cyc lic code encoder in particular . An 
37 
at tempt has been ma.de to simplify or eliminate cumbersome ma.thematic al 
expre s si ons and formulas and to present an easily understandable 
de sign procedure . 
4. 1 .  Generator Polynomial 
Consider the Galoi s  Field GF(2
4
) ,  i . e . , m = 4. We then have a 
code having block length n given by 
m 4 
n = 2 - 1 = 2 - 1 = 1 5 
corresponding to m = 4 , we get the primitive polynomial p (x)  from 
* 4 
the table of primitive polynomials as p (x ) = 1 + x + x • 
Let a be a primitive e lement of GF(2
4
) .  The generator polynomial 
of a BCH cyc lic c ode is given by 
g (x) = LCM ( M1 (x) , M3 (
x ) ,  • • • •  , M2t_1
(x) ) 
where M1 (x) . M3 (x ) , • • • •  , �t-i 
(x) are the minimu."?l polynomials of 
3 a , a , • • • •  , a2t-1  respectively. Suppo se we want to design an enc oder 
for a 2-error correcting BCH cyclic code . Then t = 2 , and we have 
g (x) = LCM ( M1 (x) , � (x ) ) 
• 
See Appendix A .  
4. 2 .  
* Minimum Polynomi als 
T o  find the minimum. polynomial ,  M
1
(x) , consider a =  B. Then 
we take powers of B2 , until a start s  repeating : 
(B2 )0 = a 
(B2 ) f = a2 
(B2 )2 = a4 
( a2 ) 3 = a8 
(B2 )4  = a1 6 = a ( repetition begins ) 
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2 4 8 Thi s ne ans that M1 (x) has a ,  a .  a ,  and a as root s ; and therefore , 
by definition , 
2 4 8 M1 
(x ) = (x + a) (x + a ) (x + a ) (x + a ) 
4 8 4 2 3 12 10 9 6 � 3 2 = x + (a +a +a +a )x + ( a +a +a +a +a- +a )x 
+ (a14 + a1 3 + a1 1 + a?)x + a1 5 
Substituting the value s of a1 for i = 4,  5 ,  15 ,  from Table A . 2 
we get 
4 (a2 + Mi Cx) = x + 
+ a2 + a + 
1 
1 
2 . ' . 3 + a )x3 + (a + a + 1 + a 2 + a  + a + 
+ a3 + a2 + a3 + a + a2 + a + a3 )x2 
1 
+ (a3 + 1 + a3 2 3 2 + a  + 1 + a  + a  + · a + a3 + a +  1 )x + 1 
4 * * M1 (x) = X  + x + 1 
3 In order to find M ( x ) , the minimum polynomial of a we proceed 
3 
in the same fashion , except that this time B = a3 
(B2 )0 = a3 
• See Appendix A .  
**othe r  m thod s o f  finding the minimum polynomial are given in 
References  2 and J .  
( B2 ) 1 = a6 
(B2 )2 = a12 
(if ) 3 = a14 = a9 
2 4 48 .., ( B  ) = a = a..1 ( repet1.ti on be gins ) 
. 3 6 Q 12 There fore , M
3
(x) has a , a , a 7  and a as root s .  Thus , 
M
3
(x) = (x + a3 ) (x + a6 ) (x + a9 ) (x + a12 ) ,  
Simplifying and sub st ituting the value s of a ,  we get 
�(x) = x4 + x3 + x2 + x + 1 .  
Once we obtain M
1
(x) , and ¥J (x) , strai ght fo rward tec hni que s allow 
us to find the gene rat or polynomial , the nUtilbe r of information a.nd 
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parity check di git s  fo r the co de under inve sti gati on , and the minimum 
distanc e of the c ode . 
By de finition , 
g (x ) = LCM (M
1
(x ) , M3 (x ) )  
= LCM ( (x4 + x + 1 )  (x4 + x
3 
+ x2 + x + 1 ) )  
Since both M
1
(x) and M
3
(x) are i rreducible , 
g (x) = (x
4 
+ x + 1 ) (x
4 
+ x3 + x2 + x + 1 )  
or g(x)  = x
8 
+ x.7 + x6 + x4 + 1 .  
The degree of g (x) , the gene rator polynomial will give us the 
number of parity check di git s ( n  - k ) , i . e . , (n - k) = 8. There fore , 
k = n - ( n  - k )  = 1 5  - 8 = 7 .  
We have thus c ome t o  a point where we c an conclude that the 
generator polynomial 
4 6 7 . 8 g {x) = 1 + x + x + x � x 
generates a ( 1 5 , 7 )  BCH cyc lic code that can correct 2 (t = 2 )  or 
fewer random e rrors . The wei ght of the generat cr polynomial i s 
defined as the number of binary 1 1  s pre sent in g (x ) . In thi s case 
the numbe r of binary 1 • s = 5.  
Hence , the wei ght of the generat or polyn�.,mi.al = 5. 
i . e . , d . = 5. 
min 
As a check we see that d . = 2t + 1 = 2 . 2  + 1 = 5. nun 
There fore , thi s  is a double-error c orrecting BCH cyclic code . 
4. 3 .  Encode r  Design C on sideration 
While de si gni ng an enc oder , a de si gner can either choose a 
k-stage encoder or an (n - k )  stage enc oder , depending on the 
parameters n and k of the code . 
In general ,  i f  ( n  - k )  > k ,  it is more . ec onomic al to de si gn a 
k-stage encode1• , fo r  it will need only a k-stage shift re giste r .  
In our example , k = 7 ,  n - k = 8 ,  we there fore , would proc eed to 
design a k-stage ( k  = ?)  enc oder.  
4.3 . 1 . K-Stage Enc oder 
A k-�tage enc oder fo r a c yc lic c ode i s  simply a k- stage shif't 
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regi ste r with nec e s sary feedbac k c onnections . Thi s  k- stage re gi ster 
is de si gn�d in suc h a way that a.Yly inc omin g polynomial i s  divide d  by 
. the generator polynomial of the code and the remainder i s  stored i n  
the storage devic e s , e . g . flip-flops . Thi s remainder give s us the 
nece ssary parity chec k di git s  to form a c odeword . 
In order to de si gn a k-stage encoder . we require the parity 
check polynomial h (x) give n  by 
. 2 k h (x) = h
0 
+ h1x + h2x + • • • •  + hkx 
If we know g (x ) , the gene rator polynomial , then the parity c heck 
polynomial , h (x) , is  given by 
h(x)  = 
x11 + 1 
g (x) 
In our example , g (x ) 
Therefore , 
4 6 7 8 = 1 + x + x  + x  + x 
x1 5 + 1 
= 1 + x4 + x6 + x7 h (x ) = 
1 + x4 + x6 + x? + x8 
Thi s parity c heck equation or polynomiaJ. will tell us how to 
provide the feedback connections.  We will use the following notations 
and symbols . 
1 . The symbol � denote s a single binary shift re gi ste r  
stage ( a  flip-flop ) , which i s  shifted by an external synchronous 
cloc k ,  so that its input at a particular time appears at its output 
one unit of time later . 
2 .  The symbol � denote s an exclusive-OR . gate .  
3 .  The symbol hi simply de
notes a connection i f  hi = 1 ;  no 
connection if hi = O .  
In our example k = ? • We would , the refore , need a 7-stage shi.ft 
regi ste r. In general , for a k-stage encoder , we would need the 
following . 
1 . k - flip-flops . 
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2 . At most (k - 1 ) exc lusive-OR gate s .  
3 . A counter and gates t o  control the feedback c onnection� . 
A gene ral configuration fo r  an encoder ci rcuit i s  shown in Figure 4. 1 .  
In our example : 
h(x)  :: h 
0 
4 6 7 + h x  + h x  + h x  4 6 7 
We will have feedbac k connections at h
4 
and h
6
• Thi s· encoder 
circuit is shown in Fi gure 4 . 2 . 
As an exampie , suppose the mes sage digits to be enc oded are : 
m = 1 0 1 0 0 1 0 
The message polynom..i.al i s  given by 
2 k-1 m(x) = mo + m1
x + m2x + • • • •  + �-ix 
i . e .  m (x)  = m 
0 
2 5 + m x  + m x 2 5 
The message block of k digit s  wi ll be enc oded into a code word of 
n di git s  (n  > k) . Sinc e n = 15,  we require n - k = 8 parity check 
digits .  
4. J . 2 .  Encoding Procedure 
The encoding proc edure is as follows . Gate 1 i s  on ,  Gate 2 i s  
off. The 7 information bits are shi �ed into the flip-flops serially, 
last di git first ; simultane ously, they are shi fted into the communi-
cation channel . 
The regi ster ' s  c ontent s  at this  stage are 
1 0 1 0 0 1 0 
Gate 1 i s turned o ff now and Gate 2 turned on ; the first parity check 
appears instantly at p .  as in Fi gure 4. 2 .  When an external clock 
Input 
G1 p 
G2 
FF1 
Output to 
channel 
FF2 
Figure 4. 1 .  Cyclic c ode enc ode r .  
- - - - - - FF k-1 1 l s--J 
+:" \......) 
Input 
G1 
G2 
p 
FF1 
-----� 
Output to 
channel 
FF2 I •I FF3 
Figure 4. 2 .  ( 1 5 ,  7 )  Cyclic code enc oder . 
FF4 FF5 FF6 FF? 
i 
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pulse i s  applied , thi s parity check di git i�  shi �ed into the �i rst 
fltp-fiop , ff1 , and i s  also sent out to the channel . 
In stantly at junction P ,  the second parity chec k di git appears .  
With the next clock pul se , thi s second parity check i s  shi .fted into the 
channel and also into the shirt re gi ster ;  again , now the third parity 
check digit appears at P .  Thi s is  c ontinued until aJ.l the parity 
c hec k digit s are sent to the c ommunic ati on c hannel . The shi � 
regi ster i s  now ready for the next me s sage block .  The c ontent s of  
the register at this st age give the remai nd e r , re sulting from 
dividing xn-kn (x )  by g (x ) , which are also the Jnrity check di gits . 
It i s  to be noted that for a k- stage enc ode r , there �� 11 be (n-k-k ) 
bit s mis sing , si nc e  there are only k stage s of the shift re gister . 
4 . 4 . Encoder Analysis 
It has been pointed out earli er that i f  the encoder is  properly 
designed ,  it will divide the incoming polynomial (in systematic form) 
by the generator polynomial and the remainder wi ll be the set of  
parity check di git s .  
In the following , we actually divide the inc omin g  polynomial by 
the generator polynomi al and note the re sultin g  remainder .  We al. so 
analytically determine the shift re gi ste r c ontent s after each pulse 
and see if the two re sult s agree ; thi s checks the de sign of the 
encoder . 
2 
The mes sage polynomial is  o f  the fo rm m (x ) = m0 + mix + m2x 
+ • • • •  
In our example , m(x )  = 1 + x
2 
+ x
5 
or m = 1 O 1 O O 1 o . 
In order to make a systematic c odeword , we multiply m(x)  by 
n-k 8 
x = x to obtain 
n-k 1 3 10 8 m(x ) x = x + x + x 
In systematic fo rm , the me s sa ge polynomial i s  given by 
n-k n-k+1 n-1 mo x + m1 x + . • • • + m x k-1 
The inc omi ng me s sage block in systemati c form i s , there fore , 
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1 0 1 0 0 1 O .  Dividi ng the systemati c c odeword , m (x) xn-k , by the 
gene rator polynomial , g (x ) , we obt ain the quotient polynomial 
x5 + x
4 
+ x + 1 , arid the remai nde r is  r ( x ) = x.6 + x + 1 .  
(Note r (x ) = r 0 + r 1x + 
n-k- 1 
+ r x 
n-k- 1  
There fore , = 1 1 0 0 0 0 1 0 
Thi s i s  the set o f  parity c he c k  di gits . The entire c odeword i s  
given by 
v (x)  = r 
0 
+ r x + • •  
1 
n-k- 1 n-k n-k+1 n-1 
+ r 
1
x + m0x + m1x + • •  +ro x n-k- k- 1 
i . e . , v = 1 1 0 0 0 0 1 0 1 0 1 0 0 1  0 
Pari ty bit s I Info . bit s 
We now analyze th e di vidi ng c irc uit ste p by step and see i f  we get 
the same set of parity c heck d i git s .  
We see from Table 4. 1 , that we get the same set o f  parity c he ck 
d i. git s ,  when we an alyze the c irc ui t  ste p by ste p .  Thus , the de si gn 
i s  ri ght and the enc oder wi ll encode all inc oming me s sage s into 
c odeword s  to be tran smitted over the c ommunicat ion channel . 
4·? 
Table 4. 1 .  Enc ode r Re gi st e r  Contents 
Gate status Register c ontent Symbol at 
Shift P after 
no . t G1 G2 FF1 FF2 FF3 FF4 FF5 FF6 FF? t shift 
Initial on off 0 0 0 0 0 0 0 0 
1 on off 0 0 ,  0 0 0 0 0 1 
2 on off 1 0 0 0 0 0 0 0 
3 on off 0 1 0 0 0 0 0 0 
4 on off 0 0 1 0 0 0 0 1 
5 on off 1 0 ' 0  1 0 0 · o 0 
6 on off 0 1 0 0 1 0 0 1 
7 off on 1 0 1 0 0 1 0 0 
8 off on 0 1 0 1 0 0 1 1 
9 off on 1 0 1 0 1 0 0 0 
10 off on 0 1 0 1 0 1 0 0 
1 1  off on 0 0 1 0 1 0 1 0 
12 off on 0 0 0 1 0 1 0 0 
13 off 0 0 0 0 1 0 1 1 on 
14 off 1 0 0 0 0 i '  0 1 on 
CHAPI'ER V 
THE CYCLIC CODE DECODER 
The function of a dec oder for a BCH cyclic code i s  to rec eive 
the transmit ted me s s age , decode it to decide if there i s  an error , 
and if an e rror i s  pre sent , try to c orrect it . Thi s chapter 
de scribe s the se functions of  a dec oder in detai l and shows ways to 
implement the de si gn .  
5. 1 .  Derivati on o f  the Lo �l c al Equati ons 
It has been shown i n  Chapter III that 
A =  <T B  
where 
1 0 0 0 
s 1 0 
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A =  
s2 1 (5-1 )  
B = 
S4 
s2t -2 
Si 
s 3 
s 
2t-1 
s3 s2 . . . . 
s2t-3 s2t -4 
. . . . 
t = number of e rror s  to be co rrected 
CT = e rror location polynomi al 
0 
8t-1 
It has been pointed out e arli er th at A f= 0 whenever the power 
sums S , S , • • • • • S are not identic ally ze ro . Con side r the 
1 2 t-1  
example of  ( 1 5 . ? )  BCH cyc lic c ode . To correct 2 or fewer e rrors , 
we have 
t = 2 
m = 4 
4 
p(x)  = primitive polynomi al = x + x + 1 
Then , from Equation ( 5-1 ) 
1 0 
A = 
s2 
Since A :F 0 , 
1 1 
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= s 
1 
1 
2 O = s1 ( 1 + s1 + s1 ) + s3 = 0 ( 5-2 ) 1 
S3 s2 s1 
2 
It i s  to be noted that s
2 
has been replac ed by s1 • sinc e S2i 
Now, s1 and s3 will be o f  the form 
S1 
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= a + a1
a + a a 
0 2 
= b + b a + b2a 0 1 
2 3 
.... a a 
, 3 
2 
+ b a 
3 
3 
\d\ere ai and bi are binary c oe ffi
c ient s , a..�d 
i = 0 ,  1 , 2 ,  3 . 
2 
= s . .  1 
( 5-3 )  
S b t h t .  fo r s1 and s3 in ( 5-2 ) and
 making use u s ituting t. e se e qua J. ons 
of the relati on a = 1 + a ,  �� obtain the followin g .  
A = a0a2 + a2a1 + a1 a3 + bO = 0 
B = (a1 + a2
) a
0 + a3a2 + bi = O 
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C = ( a0 + a1 ) ( a1 + a2 + a3 ) + a3a2 + b2 = o 
( 5-4) 
D = (a1 + a2 ) a + a + b = O 3 3 J 
The + si gn denot e s  Rin g- sum i11 Equati ons ( 5-3 ) and ( 5-4) . From 
the se relation s we de si gn the correct ing unit . They can easily be 
implemented u si n g  Nand , n ot and Exc lusive -OR gat e s .  
5. 2 .  The Dec odin g Proc edure 
The dec oding procedure , now simpli fie s  to the followi ng steps . 
1 .  Comput e the power sums S , S from the rec eived vecto r . 1 3 
2 .  Dec ode the rec e ived ve ctor on a bit-by-bit basi s ,  dec oding 
h i gher-orde r bit s fi r st .  Thus , t o  d ec ode the r 1 bit , the dec ode r n-
te st s  whether r n- i i s  an e rror loc ation number , i . e . , whether a i s  
a root o f  Cf" (x ) . Thi s  i s  done by taki ng the mod 2 sum 
2t 
+ s2ta . 
If the sum = 1 ,  then an-
i i s  an erro r loc ati on number and r i s  n-1 
an e rrone ous di git . 
) .  If the sum = 1 t  thi s  i s  added to the outgoing bit from t he 
buffe r ;  the bit i s  c orre cted and the me s sage inte rpreted . Thi s i s  
continued until all th e bi t s  are c he c ked and c or re c ted of erro r , if 
any. The gene ral co nfi gurati on of the dec od ing ci rc ui t  is shown in 
Fi gure 5 . 1 . In the figure , the s1 and s3 bl
oc ks repre sent ci rcuit s 
to compute the powe r sums s1 and s3 . The bloc ks
, a, and a3 , re pre sent 
c irc uit s for multiplyin g s1 and s3 by a and a
3 , re spectively. The se 
Input { ·� n-Stage buffer 
st 
'it< 
I 
pt S 1 
store 
I 
\11 
a 
� 
� 
I JI'! S3 store 
� 
a J  
Fi gure 5. 1 
Cyclic c ode dec oder 
I l 
CECU 
Corrected 
output 
\.J\ ... 
product s ,  s
1
a and s
3
a ,  are fed bac k and stored in the s
1 
and s3 
re gi sters ; also they are sent to the cyclic error correcting unit 
to c orrect an error in the bit under investigation , i. f nec e ssary. 
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During the next pulse , s
1a and s3a
3 stored in the
. 
top re gi sters 
are multiplied by a and a3 again and stored as s
1
a
2 
and s
3
a6 • The se 
are used to c heck the next bit . Thi s  process  i s  continued until all 
the 1 5  bit s have been checked . 
In the followin g ,  each ci rcuit o f  Figure 5 . 1 i s  explained in 
detail . 
5. 3. St Regi ster De si gn  
The s
1 
re gi st e r  or the shi ft re gister circuit which compute s 
the power sum symmet ric functi on s1 , i s  e s sentially a divi ding c ir­
cuit de si gne d according to the minimum polynomial of a.  To de si gn 
the circuit we proceed as follows . 
The parity check matrix for a 2-error correcting code i s  
given by 
li = G 
2 n-1 
J a a 3 4 . . . .  :J (n-1 ) 3 6 a9 12 a a a . . . .  
In our example , ln = 4 , t = 2 ' n = 1 5. Therefore , we hav·e ,  
H = 
1 0 0 0 1 0 0 1 1 0 1 0 1 1 1 
0 1 0 0 1 1 0 1 0 1 1 1 1 0 0 
0 0 1 0 0 1 1 0 1 0 1 1 1 1 0 
0 0 0 1 0 0 1 1 0 1 0 1 1 1 1 
1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 
0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 
0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 
0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 
Now, to c ompute S , the dividing ci rcuit will fi rst divide the 1 
( 5-5) 
inc oming n-d i git word by the minimum polynomial o f  a , M (x)  and then 
1 
the remairrler i s  fed to the exc lusive-or gate s t o  get s1 • In the 
exan1ple the minimum polynomi al , M
1 
(x ) , i s  
4 M1 (x) = 1 + x + x .  
To find the wi red c o nnec t i on for the exc lusive -OR gates required 
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to c ompute s
1
, we c on s ld e r  the first m (m = 4) c olu.iims of the H-matrix 
in ( 5-5) 
1 0 0 0 
0 1 0 0 
0 0 1 0 
0 0 0 1 
It i s apparent that each row ha s only one 1 .  Consequently, each 
flip-flop of the s
1
- st o rage re gi s te r  has only one input and henc e we 
do. not need any exc lu sive -OR gate s .  The c i rcuit diagram i s shown in 
Figure 5-2 . 
Inc anting 
word 
Circuit to divide by M1 (x) 4 = 1 + x + x 
! 
1 
x 
a 
2 
x 
2 
a 
To a -multi plier re �ister 
Fi gure 5 . 2  
Circuit to c ompute S 
1 
x 
a 
3 
3 s1 storage 
re gi ster 
� 
To desi gn the s3 re gister ,  we c onsider the second m c oltll'ms of 
the g-matrix , 
1 0 0 0 
0 0 0 1 
0 0 1 0 
0 1 1 1 
The dividing circuit will divide the incoming polynomial by 
M; (x) , the minimum polynomial of a3 • The last row of the above 
matrix has three 1 • s and hence require s 3 · inputs to the S storage 
3 
register.  A block diagram. of the ci rcuit i s  shown in Fig\L?'0 5 . 3 .  
After a.11 1 5 di gits o f  the first me ssage block ( incoming word ) 
have been shi �ed into the M1 (x) and M3 (x) regi sters , the M1 (x ) and 
� (x ) registers are left with the remainders r1 (x) and r3 (x) 
respectively ,  where 
r1 (x) = r (x ) /Mi_ (x ) 
r3 (x ) = r (x) /� (x) 
These remainders when made to go through the Exclusive-OR gates , give 
5. 4. Circuit Analysi s 
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In the following , we wlll analyse the circuit desi gned earlier and 
check for its c onnections , by illustrati ng with the help of an example . 
Referririg back to Chapter IV , Sec t i on 4. 4 ,  the encoded word we 
consider is 
v = 1 1 0 0 0 J 1 0 1 0 1 0 0 1 0 
Circ ui t to di.vide by M3 (x)  = 1 + x + x2 + x3 + xl� 
Inc omi n g  
word 
s3 st orage 
regi ster 
1 
1 a 
2 x 
2 
To a 3 multi plier re eJ. st er 
Figure 5 .  3 
Circ uit to c ompute s3 
..---..l x 3  
3 a 
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Suppo se , during the t ransmi s si on of thi s  rnessage , errors are 
i ntroduc ed and t he wo rd i s  changed to 
r = 1 1 0 0 0 0 1 0 1 0 1 0 0 O 1 
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As explained earlie r i f  the re i s  an error , or errors ,  s1 and s3 � O ,  
i . e . ,  the remainders in the M1 (x ) and � (x) re gi sters will be non-ze ro . 
The received polynomial i s  now 
r (x )  = 1 + x + x6 + x8 + x10 + x1 4 
4 
To find s
1
, we divide r ( x) by M ( x )  = 1 + x + x .  The remainder 
. 1 
2 i s  r1 (x) = x whic h i s  stored in the s1 storage register as s1 = O O 1 o .  
4 3 2 Similarly , to get s3 we fi rst divide 
2 
The re mainder i s  r (x ) = 1 + x + x 
r (x)  by � (x )  = x + x + x + x+1 . 
or 
. 
3 
r
3
= 1 1 1 0 
After goi n g  through the Exclus ive -OR gate s a s  shown in Fi gure 5. 3 , 
s3 = 1 0 1 0 
We now analyse the c i rc uit c o nt ent s  a�er e ach shi ft and see i f  
the reminders r1 an
d r3 agree with the contents a�er 1 5  shift s .  
Table 5. 1 shows the c ontent s o f  the M1 (x) and M3 (x)  · re gisters a:rter 
each shi ft .  A fter the last di git i s  shifted into the re gi sters 
The 
1\ (x) and M3 (x) , the cont ent s  are 0 0 1 0 and 1 1 1 0 ,  re s pectively, 
The se content s  a gree with the remainders obtai ne d by actual divi sions 
earlier . Now we check the Exc lusive -OR gate c onnections . The rec eived 
word i s  
r (x)  = 1 + x + x6 + x8 + x1 0  + x
14 
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Table 5. 1 .  M1 (x) and M3 (x ) Register Contents 
Register c ontents  Regi ster c ontent 
Incomin g Mt (x) 
2 a3 
M3 (x) 2 3 word 1 a a 1 a a a 
Initial 0 0 0 0 0 0 0 0 
1 1 0 0 0 1 0 0 0 
0 0 1 0 0 0 1 0 0 
0 0 0 1 0 0 0 1 0 
0 0 0 0 1 0 0 0 1 
1 0 1 0 0 0 1 1 1 
0 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 1 1 0 
0 1 0 0 0 0 1 1 1 
1 1 1 0 0 0 1 0 0 
0 0 1 1 0 0 0 1 0 
0 0 0 1 1 0 0 0 1 
0 1 1 0 1 1 1 1 1 
0 1 0 1 0 1 0 0 0 
1 1 1 0 1 1 1 0 0 
1 0 0 1 0 1 1 1 0 
Then , the powe � s um symmetric functi on s1 is 
S1 = r {a)  = 1 + a + a6 + a8 + a1 0 + a1 4  
Substi tut ing the value o f  ai for i = 4 , 5 • • • • •  1 5 ,  from Table A . 2 , 
we have 
s 1 3 2 2 2 J 1 = + a + a + a + a + 1 + a + a + 1 + a + 1 
i . e . 
2 s1 = a = 0 0 1 0 
Similarly , 
s3 = r (a3 ) 
= 1 ± ( a ) 3 + ( a6 ) 3  + (a8 ) 3 + (a10 ) 3 + ( a1 4) 3 
= 1 + a3 + a3 + a3 + a + 1 + a3 + a2 + a + 1 
i . e .  
SJ = 1 + a
2 
= 1 0 1 0 
The value s of s1 and s3 
obtai ne d he re agree w.i.t h the value s obtained 
earlier . 
5 . 5 a-Mult i plie r Ci rc uit 
After s1 and s3 have been computed , the next step i s  to multiply 
them by a and a3 . After s1 i s  mult i plied by a ,  the product is fed 
back to the s 1 storago re gister .  Then , s1a will be sent to the 
combinati onal logic to c orrect e rrors , if any. Similarly , S a3 will 
3 
be sent t o  the combi nati onal circuit for the same purpos
e . Next , 
Sta and s3a3 are multi pli ed by a and a3 , re spectively. This proc e s s  
is c onti nued unti l we obtai n s1 a2m_z and s3 a3 (Zm-Z ) in t he  storage 
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regi sters . which indicates that all the bit s have be en sent to the 
c orrection unit and checked for errors . 
The design of tho a-mult i plier ci rcuit i s  straightforward and 
easy to impleme nt. From Table A . 3 . Appendix A .  we obtain the primitive 
polynomial, 
4 
p(x) = 1 + x + x 
Since we want to multiply by a ,  let 
A =  a 
We find the product Aai for i = 0 ,  1 ,  2, • • • • • (m - 1 ) .  When m = 4 ,  
Aa
o 
- a = o 1 o o 
Aa
1 2 
0 0 0 1 := a = 
Aa
2 3 
0 0 0 1 := a -
Aa
3 4 a. + 1 = 1 1 0 0 -- a = 
The c i rc uit de si gn i s  dependent on the followi ng matrix . 
Aa3 
Aa
2 
Z4 , Z3 , Z2
, z1 = S1 Aa1 l Aa0 
1 1 0 0 
0 0 0 1 
0 0 1 0 
0 1 0 0 
We th1. rd ana, fou-+ h c olumns have only one 1 each see that the fi rst , r �  
t The sec ond column has two and hence no need for Exclusive -OR ga e s . 
inputs and heJ"c e we need 0110 Exclusive-OR gate . The circuit is 
shown in Fi gure 5 . 4. 
5 . 6 .  aJ-Multiplier Circ uit 
The a3-�ultiplier ci rcuit i s  obtained using the same desi gn 
rule as the a-multiplier ci rcuit . He re 
A = a3 
Aa0 = a3 = 0 0 0 1 
Aa1 = a4 = a + 1 = 1 1 0 0 
Aa2 = a5 = a2 + a = 0 1 1 0 
Aa3 = a6 = a3 + a2 = 0 0 1 1 
Aa3 
Aa2 
Z
4
, Z
3
, z
2
' z1 = SJ Aa1 
Aa
0 
= SJ 
The circuit is shown in Fi gure 5 . 5. 
Example : 
Let s = 0 0 1 0 . 1 
2 = a 
0 0 1 1 
0 1 1 0 
1 1 0 0 
0 0 0 1 
S a = aa2 
1 
= a  3 = 0 0 0 1 
2 s
3 
= 1 + a = 1 0 1 0 
S a3 = a3 ( 1  + a2 ) = - a3 + a2 + a = 0 1 1 1 
3 
3 d 5 a are 0 btained in the de si gned Note that these value s of s
3
a an 
1 
circuit .  The re fo re , the design is  correct . 
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Fro171 s 1  register . 
a 3  2 a a 
1 a 
2 a 
To s1 store 
Fi gure 5 . 4 
a -Multiplier circuit 
1 
a 3 
I 
S store 
1 
. regi ster 
°' l\) 
From S re gister 
a 3  I �3 I a I 
a 3 a 2 a 
To s3 re gi ster 
Fi gure 5. 5 
., a3 Multiplier ci rc uit 
I 
1 
1 
� 
I 
SJ store 
1 
a. .J re gi ster 
°' VJ 
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5. 7. The Cyclic Error Cor rec tio� Unit 
The error-c orrect ion unit i s  de si gned acc ording to the set of 
four Boolean expre s si on s , Equation 5-4 ,  arrived at earlie r  in thi s 
chapter . As sh own earli e r , thi s unit has an it s input the c oe ffic ient s  
o f  s1 a1 and s31 a
3i which are binary di git s . The following example 
will help unde rstand its working . 
Suppo se the r 1 di git i s  to be checked for error .  For this we n-
nee d the c oe ffic i e nt s  of s1 a arrl s3a
3 • 
3 s1a = 0 0 0 1 ; s3a = 0 1 1 1 
2 3 sinc e s1 = a0 i· a1 a + a2a + a3a 
2 3 and s3 = b0 + b1a + b2a 
+ b3a 
ao = 0 ,  at = o . a
2 
= 0 ,  a) = 1 
. b0 = o ,  b1 = 1 ,  h1 = 1 .  b3 = 1 
Then , from FA,Jua.ti on 5-4 , 
A = a0a2 + a2a1 + a1 a3 + b0 = 0 + 0 + 
0 + 0 = 0 
B = ( a1 + � )  a0 + a3a2 + bi = 0 + 1 + 
1 = 0 
c - ( a + a ) ( a  + a + a ) + ( a3a2 ) + b2 = 0 + 1 + 1 = 0 - 0 1 1 2 3 
D = (.a1 + a2 ) a3 + a3 + b) :::: 0 
+ 1 + 1 = 0 
i+B+C+D = 0 + 0 + 0 + 0 = 1 
Thi s me ans that the r 1 di git i s  in e rror and is 
to be c o rrected . 
n-
The correcti on i s  ac hi eved by addin g A + B + C + D to the rn - 1  
di git . 
di git , we will need the coefficient
.
s 
Similarly , for c orrec ting the rn_2 
2 6 
of s
1
a and s
3
a • This me ans we chec k each di git on a bit-by-bit basi s 
and correct it as soon as �� error is  found before the next digit i s  
checked . 
The following table give s the contents of the shi ft regi ster 
.during the correction procedure . As we can see the sequence of 
register content s  starts repeating after S a2m-2 , i . e .  , af'ter all the 
1 
15 di git s have been checked . The s1 and s3 re gisters are now ready 
to proce s s  the next me ssage block.  The circuit for thi s cyclic erro� 
c orrection unit is given in Appendix C .  The actual operation o f  the 
enc oder and the decode r ,  to gether with the functioning of the 
c orrecting unit , are di sc ussed in detail in Appendix C .  
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Table 
5
. 2 . The s
1 
and s
3 
re gi ster c ontents .  
s1 regi ster s3 re gi ster 
s
1 a 0 0 0 1 
S a 
3 
0 1 1 1 
3 
6 
s
1 
a
2 . 
i 1 .1. 0 0 s3 
a 0 0 1 
_ s1 
a
3 
0 1 1 0 S a 
9 0 0 1 0 3 
5
1 
a 4  0 0 1 1 S a 12 0 1 1 0 / 3 
S
i 
a 5  1 1 0 1 s
3 
a 
15 
1 0 1 0 
st a
6 
1 0 1 0 SJ a
3 
0 1 1 1 
S1 
a 7  0 1 0 1 S3 
a
6 
1 0 0 1 
S
1 
a
8 
1 1 1 0 S3 a
9 0 0 1 0 
S
i 
a 9 0 1 1. 1 53 a 1
2 
0 1 1 0 
s1 a 10 1 1 1 1 SJ a
1 5 
1 0 1 0 
S
1 
a 1 1 1 0 1 1 S3 
a
3 
0 1 1 1 
S
i 
a 12 1 0 0 1 SJ 
a
6 
1 0 0 1 
st a 
1 3 
1 0 0 0 s 3 a 9  0 0 1 0 
S
1 
a 
14 
0 1 0 0 S3 a
12 
0 1 1 0 
S
1 
a i
5 
0 0 1 0 S3 
a
1 5 
1 0 1 0 
CHAPI'ER VI 
CONCLUSIONS 
A ( 1 5 , 7) BCH cyclic code encoder and decoder we re de si gned and 
built using medium scale inte grated circuit module s .  The following 
IC • s  were required for building the device . 
Flip- flops : SN 7476 , JK Master-Slave type , dual 
Nand gates : SN 7400 , too-input , quadruple 
Inverte rs : SN 7404 , hex. 
Exclusive-OR gate s :  SN 74186 , two-input , quadruple 
The advantage s of using gate s and flip-flops in inte grated 
circuit form are indeed manifold . For example , the SN 7476 flip-flop 
or shif't register has 2 1  transi stors , 3 diode s and 20 resistor s .  All 
2 
these components occupy less than 1 /2 in. of surface area.  Further ,  
all we are required to do i s  to connect 8 pins . The increase in 
reliability and decrease in wiring and assembly cost of the system 
are apparent . In fact , in most case s  it would have . been impractical 
to build the unit with disc rete component s .  
The decoder has a random-error-correcting capability of  two or 
fewer errors . The efficiency of data transmi ssion in this c ase i s  
?/15 o r  46. 66 percent . For mo st practical purposes , BCH cyclic c ode 
decoders are de si gned only to detect e rrors . In fact , that is one of 
the reasons for the lower data transmission effic iency in our decoder.  
The decoder bec onn s  very versatile if it  i s  de si gned only to  detect 
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errors . A ( 1 5 ,  7 )  BCH c yc lic code decoder de s i gned only to detect 
errors will : 
1 .  Detect all single , double , triple and quadruple errors i n  
a me s sa.r.;e bloc k. 
2 .  Detect all burst e rr.or s consi sting of a burst of length 
(n  - k) , i . e .  8 or le s s .  
3 . In addition , it will detect burst error s o f  length 9 0 1• 1 0  
in over 90 perc ent o f  the c a se s . 
Further ,  sinc e  no erro r  c o rrection i s  de sired , the ne ed for 
the a-multiplie r , the a3-mul tip1ier and the c yc lic e rror cor rection 
unit doe s not exist , re sult ing in great savings in hardware and co st .  
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Also , the time to pro c e s s  the me s sage i s  considerably reduced ; although 
thi s i s  part ially o ffset by the tim3 required to retransmit the 
erroneous data. 
It nii ght be of intere st to thos e de siring to do research in 
this field , that as of t oday , c onvolutional c ode s have been e stab-
li shed to be more e ffic ient and easi er to implement . for e rror c or-
rection than BCH cyclic c ode s .  The re are several BCH c yc lic c ode s 
lrlOre effic ient than the ( 1 5 ,  7 )  c ode u sed for thi s re search , e spec ially 
the ( 31 ,  26 )  BCE cyc lic c ode . This code has an e ffici ency of 83 . 9 
percent and can be expected to be better than 99. 9 perc ent e ffec tive 
in detecting e rro rs . 5  
An advanc ed type of BCH cyc lic code dec oder has rec ently been 
built at the M.nc oln Lctboratory ,  M. I .  T. , by Baxter and Schneider . 1 3 
It is a ( 127 ,  92 )  dec oder whic h can c orrect 5 or fewer random errors 
and detect all occ urrence s  of 10 or fewer errors . The decoder i s  
about the si ze o f  a de sk- si ze computer and a 1 2 7-stage shif't regi ster. 
An experimental error c orrectin g  decoder has been built at the Bell 
Telephone laborato ry th.at c an c orrect burst s as long as 1 000 bit s .  
The .dec oder utilizes generalized burst-trapping error c ontrol tech­
nique and its performanc e is being evaluated . For further details , 
Re ferenc e 1 4  i s  sugge sted . 
1 .  
2 .  
4. 
6. 
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APPENDIX A 
GALOIS FIELD ARITHMETIC AND ALGEBRA 
This section provide s an elementary knowledge of the algebra 
that is required to understand the cyc lic oode theory. The treatment 
i s  basically de scriptive and not mathematically rigorous . More 
advanced treatment s are c ontained in the reference list at the end 
of thi s paper . 
Galois Field Arithm�tic 
It is po s sible to define additi on and multiplication for a 
finite number of syn1bol s ,  i f  the number of symbols i s  a power to a 
* prime number such that mo st of the rules of ordinary arithmetic 
apply. It is , therefore , possible to utilize most of the techniques 
o f  algebra .  
For digital. c omputers and for di gj tal data transmission , we 
generally use two symbols ,  0 and 1 ,  fo r 1'Jhich additions and 
multiplicati on can be de fined as follows . 
Table A . 1 .  Addition and multi plic ation in GF(2 ) .  
Addition Multiplication 
0 + 0 = 0 o . o  = 0 
0 + 1 = 1 0 . 1. = 0 
1 + 0 = 1 1 . 0  = 0 
1 + 1 = 0 1 . 1  = 1 
* A prime number p ; 5 an inte ge r  > 1 ,  such that it i s  divi sible only 
by ! p or ± 1 .  E�· g .  2 , 3 ,  _5 , 7 ,  1 1 , 1 3 , . . . .  a,re prime numbers . 
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The addj_ti on and multiplication defined. above are called the 
"modulo-2 add ition and multiplic ation"  re spectively. The alphabet 
of two symbol s , 0 and 1 ,  together with the modulo-2 addit i on and 
multiplic ati on i s  called a FIELD of two element s or a BINARY FIELD 
usually denoted by GF(2 ) . Note that since 1 + 1 = 0 ,  1 = -1 . 
Galoi s  Field Algebra 
To illustrate how the ideas of algebra can be used wi th the 
· above arithmetic , we consider the following set of equations , 
x + y = 1 
x + z = 0 
x + y + z = 1 
' 
We c an solve the se three equations by ordi nary al gebraic method 
to get x = C ,  y = 1 ,  z = O .  Since  we are able to  solve the se 
e q uations , they must be Li ne arly Inde pendent . and the determtnant 
of the c oeffic ient on the left side must be non-zero . If the deter-
minant i s  non-ze ro , it must be 1 .  We c an verify thi s  as follows . 
1 1 0 
1 0 1 = 1 
1 1 1 
0 1 
1 1 
- 1 
1 1 
1 1 
= 1 . 1  - 1 . 0 + 1 . 1  = 1 
+ 0 
1 0 
1 1 
Now c on sider the polynomial s wh o se coefficients are either 0 or 1 .  
For real number s , i f  A i s  a root of the polynomial f(x) • f(x) i s  
divi sible by (x  _ A ) .  Thi s holds true in the pase of f (x) with 
binary c oe fficient s .  
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For exa'llple , let 
f (x ) = x4 + x3 + x2 + 1 
Then f( 1 )  = 14 + 1 3 + 12 + 1 = o .  
Thus , f (x) should be divi si ble by (x-1 ) = (x+1 ) .  
( 4 3 
2 • 3 x + x + x + 1 )  ; (x + 1 )  = (x + x + 1 )  
The only polynomials  o f  de gree 1 are x and x + 1 .  The 
- 2 x2 2 2 polynomials of de gre e 2 are x • + x , x + 1 and x + x + 1 .  
Of the se four polynomi al s , all but x2 + x + 1 has either O or 1 as 
a root and henc e  divi sible by x or (x + 1 ) .  However , x2 + x + 1 
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doe s not have 0 or 1 a s  ro ots and so i s  not divi sible by any polynomial 
exoept 1 and itself.  A polynomial p ( x )  o f  de gree m i s  said to be 
irreduc i ble over the bi nary field GF ( 2 )  if p (x ) i s  not divi s ible by 
any polynomi al of de gree le s s  than m and greater than zero . Thus 
.,?- + x + 1 i s  an irreduc ible polynomi al ; and so i s  x 4 + x + 1 .  Thi s 
c an be veri fied by attempti ng to divide x4 + x + 1 by all polynomi als 
of degree le s s than m ( m  = 4)  and greate r than 1 .  
Galoi s Field with (2m) Symbols 
Fields with 2m symbols are c a.lied Galoi s Fie ld ,  GF ( 2li1 )  and are 
ve ry use ful in the study of cyc lic code s .  In the following ,  a 
method to de rive an �rit hmetic wi th 2m symbol s i s  de sc ribed : 1 
First , we start with an arithmetic with two symbols , and a 
polynomial p (x )  o f  de gree m. Next we introduce a new symbol a ,  
and a s s ume that p ( a )  = O ,  just a s  �� may assume that 2 = 0 in 
arithmetic with two symbols . Then a table o f  powers of a is developed • 
If p(x) i s  ch o sen prope rly , the powers of a up to z
m_2 will all be 
different . The set of 2m field element s will be 0 ,  1 ,  a ,  2 a ' 
2m 2 2m-1 2m-1  a - , a ; and a == 1 . In addition it i s  now po s s ible to 
expre ss each element of the field as a sum of the element s 
2 m-1 1 ,  a , a , • • • •  a 
Example : 
table . 
4 Let m = 4 ,  p (x )  = x + x + 1 .  Then we have the following 
Table A . 2 .  The set o f  24 field element s .  
0 
1 
a 
2 
a 
a3 
4 
a = a + 1 
a5 = a ( a  + 1 )  = a2 + a 
.6 2 a = a ( a2 + a)  = a3 + a 
a7 = a(a3 + a2 ) = a4 + a3 = a3 + a + 1 
a
8 
= a ( aJ + a + 1 )  = a4 + a2 + a  = a2 + a + a + 1 = a2 + 1 
a9 = a ( a2 + 1 )  = a3 + a 
a
1 0  = a(a3 + a)  = a4 + a2 = a2 + a + 1 
a1 1  = a( a
2 + a + 1 )  = a3 + a
2 
+ a 
12 ( 3 
2 
) a
4 + a3 + a2 = a3 + a2 + a + 1 a = a a + a + a = 
a
1 3 
= a4
 + aJ + a2 + a = aJ + a
2 
+ a + a + 1 = a
J + a
2 
+ 1 
14 4 3 J + + 1 = a3 + 1 a = a + a + a = a + a. a 
a1 5 = a4 + a = a + a + 1 = 1 
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Primitive Element 
The element a in the prevtous table i s  called a primitive 
element of the field GF(2m ) .  In gene ral , ;my eleme nt o f  GF(2m)  
whose powe rs generate all the non- zero eleme nt s of GF(2m) i s  said 
to be primitive . For example , the powers o f  a4 in GF( 24) given in 
Table A . 2 .  are : 
Table A . J .  4 Powe rs of a to generate non-zero element s of GF(2m)  
(a4)0 = 1 
( a4)3 = a12 
(a4)6 = a24 = a9 , 
(a4)9  = a36 = a6 , 
(a  4 ) 12 = a.IJ-8 = aJ ' 
( a4) 1 4 = a
(a4)4 = a16 = a 
(a4) 7 = a28 = a1 3 ,  
( a4) 10  = a lK) = a1 0 , 
( a4 ) 1 3 = a.52 = a7 , 
(a4l 8 = a 
{a4) 5 = a20 = a5 
(a4)8 = a32 = a2 
(a4) 1 1 = a44 = a14 , 
(a4) 14 = a.56 = a11 , 
4 We see that the powers o f  a gene rate all t.he fi fteen non-zero 
element s of GF(24) . Thus , a 4 i s  a primitive element o f  GF(24) .  If 
we attempt to see whether a3 is a primitive element , we will find 
that the powe r s  of a3 do not generate all the elements of GF( 24) .  
Therefore , a3 i s  not a primitive eleme nt of GF (24) .  
Primit ive Polynomial 
A polynomial p (x )  o f de gree m that give s a complete table with 2m 
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di stinct syir..bols c ont a ining O and 1 i s  c alled primitive . 1  Alternately , 
an irreducible polynomial p (x )  of degree m is c alled primitive if 
p(B) = 0 ,  where B is a primitive ele ment o f  GF ( 2m ) .  Thus , for m = 4 , 
(x4 + x + 1 ) i s  a. primitive polynomial , sinc e a4 i s  a primitive 
4 4 element of GF(2 ) and p ( a  ) = O .  
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For each po sitive inte ger m , there exi st s at least one primiti ve 
polynomial o f  de gree m .  I t  is not easy t o  rec ogni ze a primitive 
polynomial . Detailed table s of primitive polynomials are readily 
available and given in Referenc e s  4 and 5 . A few primitive 
polynomials are li sted i n  Table A . 4 . 
To Add , Multiply and Divide the Fie ld Element s 
To multi ply two field element s ,  we simply .add exponent s  and use 
the fact that a1 5 = 1 ( or az
m- 1 = 1 ) . To add two symbol s ,  we use 
the other fo rm in Table A . 2 . Example : 
a5 + a? = ( a2 + a)  + ( a3 + a + 1 ) = a.3 + a2 + 1 = a1 3 
1 + a5 + a1 0 = 1 + 
a5 . a? 1 2  = a 
a12 • a? 1 9 ::: a 
Alternately ,  
a12  a5 = a? 
2 a 
= 
2 . + a + a + a + 1 
a4 
a4 a12 = a1 9  a12 = 7 
= 0 
Since 1 = - 1 , subtract ion i s  same as additi on . The follo1dng 
example illust rate s how to do the various Galois Field c omputat i on s • 
Suppo se we want t o  solve the equation , 
f(x)  = x
2 
+ xa7 + a = 0 
The ordinary method won ' t  wo rk because it require s dividing by 2 ,  
4 
and in thi s fi e ld 2 = O .  If f (x)  = 0 has a:ny so luticns in GF( 2  ) , 
Table A . 4. 
3 
4 
5 
6 
7 
8 
9 
10 
1 1  
12 
13 
1 4 
1 5 
16 
1 7 
1 8  
1 9  
2 0  
2 1  
22 
23 
24 
Primitive polynomials . 
1 + x + x3 
4 
1 + x + x 
1 + x
2 
+ x5 
1 + x + x6 
1 + x3 + x7 
1 + x2 + x3 + x4 + x8
 
1 + x4 + x9 
1 + x3 + x10 
2 1 1  1 + x + x 
1 + x + x4 + x6 + x12 
1 + x + x3 + x4 + x1 3 
1 + x + x6 + x10 + x14 
1 + x + x1 5 
1 + x + x3 + x12 + x
1 6 
1 + x3 + x17 
1 + x7 + x18 
2 5 1 9  1 + x + x + x  -r x  
1 + X XJ + x
20 
2 21 1 + x + x 
22 
1 + x + x 
1 + x5 + x23 
2 7 24 1 + x + x  + x  + x  
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the solution c an  be found simply by substituting a...11 the symbols o f  
Table A . 2  for x. The only symbols that sati sfy f(x) = 0 are a6 and 
a1 0 , since 
f ( a6 )  
f ( a1 0 ) 
( a6 )
2 7 6 12 1 3  = + a  · a  + a = a  + a  + a = O  
= ( a1 0 ) + a7 • a10 + a = a5 + a2 + a = 0 
Thus f (x) = ( x  + a6 ) ( x  + a1 0 ) ,  where a6 and a10 are root s  of f(x) . 
The above c omputations are very useful in the decoding of BCH 
c ode s , and they c an be pro grammed quite easily on a general purpo se 
c omputer . 
Minimum Polynomial 
k k-1 Let f(x ) = fkx + fk_ 1x 
f (x )  = ( fkx
k + fk-1:x:k-
1 + 
+ • • • •  + f1x + r0 where fi = 0 or 1 . 
2 
f1x + r0 ) 
k 2 k k- 1 = ( fkx ) + 2 ( fkx ) ( fk_1x + • • • •  
k-1 2 
+ ( f x + . • • • + f1x + f0 ) k- 1 
S:inc e  1 + 1 :::: O and 1 . 1 = 1 in mod 2 arithmetic , 
_') 2k k- 1 f ) 1- (x) = fkx + ( fk_ 1x + · • • •  f1x + 0 
f2 (x)  = fkx
2k + fk
- 1x2 ( k- 1 ) + f1x
2 + fo 
2 2 f (x )  = f ( x  ) 
Example : 
2 
+ f x + f ) 1 0 
If 
4 f ( x) = x + x + 1 
4 2 8 2 5 
f2 (x) = (x  4 + x + 1 ) = x + x + 1 + 2x + 2x + 2x 
_2 8 2 '2 i . e . f� (x ) = x + x + 1 = f (x ) . 
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Thus , for any positive inte ge r 
1 1 
( f ( x) )2 = f(x)2 
Let B be an arbitrary e lement of the Galois Field GF (2m) .  The 
polynomial M(x ) of the smalle st de gree with bj nary coe ffic ients such 
that M( B )  = 0 is called the minimum polyncr.tlal of B. The minimum 
1 polynomial of B i s irreduc ible . Now , sinc e  M( B )  = 0 and (M(x) )2 
1 
= M (-2- ) , it follows that 
21 1 (M( B)  = M( n2 ) = O .  
Thi s i s  to say that 1321 i s  also a root of M(x) . It follows then ,  
that 
2 22 B ,  B , B , . . . . ' 21 B , . . . .  
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are all root s of M (x ) . Since M(x ) has a finite degree , it must have a 
finite numbe r of roots . Thus , there must be a repetition in the 
above sequence . Let e be the degree of M(x) . It c an be shown that 
2 .�?2 2e- 1  B , B , � , • • • •  B are all distinct  roots of M(x ) . These element s 
.... ?e- 1 will repeat in se quenc e ai'ter .tj"- • 
To Find Minimum Polynomial 
The method of findin g  the minimum polynomial of a given e lement B 
in GF(2m) can be st be illustrated by an example . Let m = 4 ,  B = 2 . 
We find the po��rs of B until the sequence start s repeating. 
B = a m e2 = a 2 , -82-2 = a4 , 113 = a
8
, if4 = a16 = a . 
Therefore , the minimum polynomial of a ,  M1 (x) i s  
2 4 8 
M1 (x) = (x + a) (x + a ) (x + a ) (x + a )  
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4 3 8 4 2 2 12 10 6 9 5 3 = x + x ( a  + a + a + a) +x ( a  ;- a + a + a + a + a ) 
+ x ( a
14 
+ a
1 3  + a1 1 + a?)  + 1 
Substituting the value s of ai from Table A . 2  (i  = 1 ,  2 ,  • • • •  14 ) .  
we get 
Mi (x)  = x4 + x + 1 
The minimum polynomial of a i s  (x4 + x + 1 ) . 
The treatment of Galoi s Field algebra and arithmetic done so far 
is  enough to apprec iate the BCH �odin g theory. As c an  be seen , 
detailed or c omplicated mathematical expre s sions and proofs have been 
avoided as far as possible . For further details ,  the text s of 
� 2 
Peterson , W. W . J and Berlekamp , E .  R. are sugge sted . 
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APPENDIX B 
PARAMETERS OF BCH CYCLIC CODES 
The paramete rs of all binary BCH c ode s of length 2
m
-1 , 
* 
with 3 � m � 9 are given in Table B. 1 .  
* *  Generator Polynomial Table 
Thi s Table pre sents a table of the polynomials which are the 
generators of all possible nontrivial BCH c ode s . The polynomials 
are pre sented in oc tal form. 
Example : The second ent ry in the table li st s the generator 
g (x ) as 23 , whic h in binary form is 0 1 0 0 1 1 and therefore , the 
generator polynomi al for a BCH c ode of length 1 5 bit s ,  of which 1 1  are 
informati on bit s , i s  x4 + x + 1 .  
The table al s o  shows k ,  t he number of infornation bits , n ,  the 
number of bit s  in a c odeword , and t ,  the maximum number of random 
errors which c an be corrected . 
• Tht s Table i s  taken from Chapte r 6 ,  Page 1 14 ,  of the text by 
Shu Lin , Reference 1 .  
* * John P.  Stenbit , IEEE Transac t ion on Information Theory ,  Vol . IT- 1
0 , 
October , 1 964. 
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Table B. 1 .  Parameters of BCH. Code s .  
n k t n k t n k t 
7 4. 1 255 223 4 51 1 376 15 
21 5  5 J67 1 6  
1 5 1 1 1 207 6 3.58 18  
7 2 199 7 349 1 9  
5 3 191 8 340 20 
187 9 331 2 1 
31 26  1 1 79 10 322 22 
2 1 2 1 71 1 1  31 3 23 
16  3 1 63 12 304 2 5 
1 1  5 1 55 1 3 295 26 
6 7 147 14 286 27 
139 1 5 2 77 28 
63 57 1 131 18 268 29 
51 2 123 1 9  259 30 
45 3 1 1 5  2 1  250 31 
39 4 107 22 241 36 
36 5 99 23 2J8 37 
JO 6 91 25 229 38 
24 7 87 26 220 J9 
18  10  79 27 2 1 1  41 
1 6  1 1 71 29 202 42 
10 1 3  63 JO 1 93 43 
7 1 5  55 31 184 45 
47 42 1 75 46 
127 120 1 45 43 · 1 66 47 
1 1 3 2 37 45 1 .57 51 
106 J - 29 47 148 53 
99 4 21  55 1 39 54 
92 5 1 3  59 1 30 55 
85 6 9 63 121  58 
78 7 1 1 2  .59 
71 9 51 1 502 1 103 61 
64 10 493 2 94 62 
57 1 1 484 3 85 63 
50 13  475 4 76 8.5 
4J 14 466 .5 67 87 
36 1 5  457 6 58 91 
29 21  448 7 49 93 
22 23 439 8 40 95 
1 5 2 7  430 9 
31 1 09 
8 31 421  10  28  1 1 1  
412 1 1  1 9  1 1 9  
2 55 247 1 403 12 
10 1 2 1  
239 2 394 1 3  
231 3 385 14 
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Table B. 2 .  Generator Polynomials . 
7 4 1 13 
1 5  11  1 23 
7 2 72 1  
5 3 2467 
31 26 1 45 
21 2 3551 
1 6  3 107657 
1 1  5 .5423325 
6 7 313365047 
63 57 1 103 
.51 2 12471 
45 3 1701317  
39 4 166623567 
36 5 1033500423 
30 6 1 574641 65547 
24 7 17323260404441 
1 8  1 0  1 363026512351 725  
16  1 1  6331 1 41 36723 5453 
1 0  1 3  47262230552 7250 1 55 
7 1 5  5231045543503271 737 
127 120 1 21 1 
1 13 2 41 567 
106 3 1 1 554743 
99 4 3447023271 
92 5 624730022327 
85 6 1 30704476322273 
78 7 26230002 1661 301 1 5  
71 9 62550 1 071 32 53127753 
64 1 0 1 2065340255707731 00045 
57 1 1  3352655252 50570 505351 7721 
50 1 3  ,54446512523314012421 50142 1  
43 14 1 7721 7722 1 3651227521220 5174343 
36 1 5  3146074666522075044764574721 735 
29 31 403 1 1 4461 367670603667530141 1 761 55 
22 23 123376070404722 522435445626637647043 
1 5  27 2205704244560455477052301376221 7604353 
8 31  7047264052751030651476224271 5677331 302 1 7  
APPENDIX C 
ENCODER AND DECODER CIRCUITS 
The Encoder Ci rc uit 
With reference to Fi gure C - 1 , the output ABCD o f  Inverter Uie 
i s  1 for the fir st seven c ount s of the divide by fi fteen c ounter , 
i . e . , the output i s  1 for ABCD = 0 0 0 0 to 0 1 1 O .  Fer the next 
eight c ounts , i. . e .  , fo r ABCD = 0 1 1 1 to 1 1 1 0 .  the inverte r  
Uie has a ze ro output . 
When the fir st 7 bi t s are fed in the enc oder , Nand gate U2c i s  
on and is  off fo r the next e i ght pulse c ou..'1ts . The Nand gat e  U2d , 
similarly , i s  on durin g  U1e last eight c ount s , so that the output 
appears thro ugh pin 4 o f  the Exc lusive -OR gate u1b.  The t ri gger 
for t he pul se is obtained th rough a manually operated , prac t ic ally 
bounc e - free , mic ro- sAritc h .  The pulse i s  generated by the A stable 
multivibrator , U1 . 
The Dec oder Circ ui t  
The decod e r  c i rcuit appears in Figure s C-2 , C-J an d  C-4. 
The c o unt s are c ontrolled with the divide-by-32 c ount e r  and a 
c ombination lo gic c i:rc uit o For the first 1 5  c ount s , i . e . , when th e 
counte r reading i s  from O O 0 0 0 to 0 1 1. 1 1 , Nand gate U3a i s  
on and i s  off for th e next 1 6  counts .  The power sums s
1 
and s3 are 
formed after the fi ftee1 i bit s  o f  the rec e ived word are fed i nto 
the s1 and s3 regi sters . 
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On tho sixteonth pul se , Nand gat es UJd , U4n. , U4b , and U4c turn 
on and s1 arid s3 are tran s ferred to the s1 and s3 sto:rage re ei sters . 
During the next pul se , the s1 and s3 storage re gi sters remain 
unchanged , wherear; the a-multiplier and a3 -multi plj.er re gis t e r s  
c ontain the product s1 a and s3a
3 re spec tively . Thi s i s  ma.de 
po ssible by giving a c loc k fre quency to the a and a3 mult i plie r 
c i rc uit s ,  double of that to the s1 and s3 re gi s te r s . The product 
3 s
1
a and s
3
a i s  fed to the cyc lic e rro� c or rection tl.nit . The output 
of thi s unit and tho out going bit from the buffe r c ombine to gether 
to change a bit if it i s  in erro r .  
On the next cloc k  pul se , s
1
a an d  S a3 are stored in the S and 
3 1 
s3 storc.ge re gi ste rs and the se c ontent s are multiplied again d uring 
the next pulse to a and aJ multi pliers , by a and a3 re spec tive ly . 
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Th i s  pro c e s s  i s  c ontinue d  unti l all the 1 5 bit s have been sent through 
the cyc lic e rror c orrection unit and c orrec ted i f  arrors are pre sent . 
It i s  to be noted he re that the use o f  master., slave type j-k flip-
flops in thi s devi c e  eliminates erroneous operati ons even if the 
clock,, pre set and c la ar pulse s are di storted . 
Po�-�UPJ?lY for Lamps 
A separate power supply was de si gned for th e lamps . The circ uit 
apr..o ars in Fi gure c .  _5..  Four We stinghouse 1N1200A diode s with a current 
c apacity o f  5 amps wo re u sed , together with a t ransi stor ( n-p-n 2N708 ) 
with a. beta of over 50 . I f  the lo gic 1 i s  availabl e  at the base of 
the trari si st. or ,  tho lamp goe s  on , d rawing only ne gli gible c urrent 
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from the supply to the IC module s .  If a logic zero i s  fed into the 
base of the t ransistor , the lamp turns o ff. The t otal numbe r o f  gates 
required for the entire ci rcuit is as follows . 
Gate s 
Shi.f't Regi sters 
Nand Gate s 
Inverters 
Exclusive -OR Gate s 
Quantity 
5� 
.56 
84 
36 
The total co st of t he entire pro ject is e stimated at about $200. 
The layout o f  c omponents is sh own in Fi gure C . 6 .  
Input Logic 
1 or 0 2k 
Fi gure c5 
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La.mp 
6 . 3 V de 
DC power supply for lamps . 
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